. Also the processors do not need to be completely connected, which makes it more practical for implementation.
Abstract-Optical banyan networks can be made rearrangeably nonblocking using its multiple copies in unison. Such rearrangeably nonblocking networks are known as vertically stacked optical banyan (VSOB) networks. Centralized control routing algorithm for this rearrangeably nonblocking optical banyan networks has time complexity O(Nlog 2 N). A distributed control routing algorithm with time complexity O(log 2 N) has been proposed recently in which authors have considered N completely connected processors to take routing decision which practically would be very difficult to implement for large N. In this paper we propose two distributed control routing algorithms where processors are loosely connected. In the first algorithm 
I. INTRODUCTION
The ubiquitous presence of the multimedia applications and the tremendous popularity of the World Wide Web have dramatically increased the amount of traffic over the Internet, which creates the urgent requirement for high bandwidth links and switches. Due to the progress in DWDM technology, link bandwidth for carrying such traffic is no longer a problem. For DWDM networks, optical cross-connect (XOC) in nodes are key functional elements that steer whole network traffic by simultaneously switching a huge amount of optical flows. To build a large-scale OXC, generally small (e.g 2x2) switching elements (e.g. Directional couplers) are used as the basic building blocks, and are interconnected in a particular fashion to satisfy the required connectivity. Here we refer to the interconnection pattern of the optical links, the basic SEs, and the input/output ports of the switch, as optical switch network. Directional couplers (DC) [1] are considered as a promising candidate for the basic SE since it can handle optical signal of some terabits per second using WDM technology. It is notable that DC suffers from an intrinsic crosstalk problem [1] [2] , in which a portion of optical power in one waveguide of a DC will be coupled into the other waveguide unintentionally when two optical flows pass through the DC at the same time. This undesirable coupling effect is called first-order crosstalk, which may propagate downstream stage by stage, leading to a higher order crosstalk in each downstream stage with a decreasing magnitude.
According to the blocking properties, switches networks are classified as blocking and nonblocking. If a free input cannot be connected to a free output due to internal link-blocking then it is considered as blocking. However, if multiple inputs intend to be connected with the same output, it causes output contention resulting in blocking to all requests but one, and mainly regarded as the property of the traffic pattern given to the network. Crosstalk in photonic switching networks adds a new dimension of blocking, called crosstalk blocking, which happens when an SE has two active inputs/outputs. A cost-effective solution to the crosstalk problem is to make sure that only one signal passes through each SE of a network at a time. Although this kind of space dilation of the network can eliminate the blocking and crosstalk completely, it may increases the hardware cost significantly if the interconnection pattern of the switching network is not chosen carefully. Since optical memory is not in a matured state to be used in an efficient queuing system, nonblocking networks have been favored in optical switching system. There are three different types of nonblocking networks: strictly nonblocking (SNB), wide-sense nonblocking (WSNB) and rearrangeably nonblocking (RNB). In both SNB and WSNB networks, a connection between a free input and free output can always be established without interrupting existing connections; however there is a difference. In SNB, every pair of input/output has a dedicated path, where as in WSNB, a smart algorithm is used to choose the path from several alternatives so that this connection does not result in blocking to any future connections. Therefore, SNB networks have the higher hardware cost than WSNB networks but the latter have higher time complexity than the former one. RNB networks can also establish connections among idle inputs and outputs but has to allow rearrangements of the existing connections. It has the lowest hardware cost among the three, and the routing time complexity is often in between WSNB and SNB. Banyan networks [3] , although a blocking networks, are attractive for constructing DC-based optical switches for their small depth, absolute loss uniformity (each path goes through exactly the same number of DCs), simple switch setting ability (self-routing, and therefore time complexity O(logN)), and for lower hardware cost (switch complexity O(NlogN)). However, optical implementation of banyan networks results in severe blocking and crosstalk. To deal with this situation, it is a novel approach to keeping the whole network nonblocking as well as crosstalk-free by vertical stacking multiple copies (planes) of an optical banyan network [4] . This network is called vertically stacked optical banyan (VSOB) network which preserves all the property of banyan networks except self-routing characteristics. There has been many works on the performance of VSOB networks. However, the performance was determined by the property of blocking probability and switch count mainly [4] - [7] , [11] etc. It has been shown that total number of
planes are required to make the switch network rearrangeably nonblocking with a routing algorithm that has the time complexity O(NlogN). This time complexity may be considered too high when N is large. For optical interconnections where data rates are very high, and has no viable optical memory system, routing decision should be taken as fast as possible. Lu et. al. [8] have proposed a O(log 2 N) parallel routing algorithm where N completely connected processors have been used, and information is exchanged among N nodes at every computation steps. They have recursively used balanced 2-coloring algorithm of a bipartite graph G (N,k,g ) to get the g-edge coloring of the graph. G (N,k,g ) is a bipartite graph with N/g vertices (in each of V1 and V2) and k edges where at most g edges are incident at any vertex. When k = N, creating such a graph would take O(N) time if used single processor, but it has been considered as O (1) as all N processors are completely connected. It is practically very difficult to develop a completely connected network when N is large. Therefore, we have been encouraged to develop a more pragmatic solution to this problem. In our first algorithm 2 N processors work in pipeline fashion, and therefore, are connected very loosely. Information is exchanged only between two adjacent processors. The routing time complexity of this algorithm is O(N). In our second algorithm N inputs are provided with a controller (limited processing ability), and they hunt for right plane in which the signal can be routed without resulting in any blocking. Every input looks into a 'plane status table' for knowing busy/free status of a particular plane for the input. The plane status table keeps the status information in such a way that input can resolve blocking in O(T) times, where T is the number of plane.
The rest of this paper is organized as follows. Section II introduces the problem with their background in brief. Section III proposes our first distributed control algorithm. Section IV describes the second distributed control algorithm and compares its performance with that of previous works. We conclude this paper in section V.
II. BACKGROUND

A. Vertically Stacked Banyan (VSB) Networks
Vertically Stacked Banyan (VSB) networks [4] [7] are constructed by stacking T copies of N N optical Bayan networks. If T is number of banyan networks required to make the network rearrangeable nonblocking as well as crosstalk-free then,
Here n is the number of stages in the banyan networks, i.e. n = logN. Fig. 1 shows an N N VSB network. Circles at inputs represent 1:T input switches and circles at outputs represent T:1 combiner. An input request is sent only one banyan network (plane) at a time. So, only one of the T links is busy at any time. On the output side, a combiner receives signal from only one plane since the request is considered to be a permutation. Therefore, switching is not required at the output side. The input request is split into partial permutations (CRPP) in such a way that each of those CRPP can be realized in a banyan networks without resulting in first-order crosstalk. A centralized control circuit determines T partial permutations, and sets the input switch accordingly to route all signals of a CRPP to a banyan plane. Being a banyan network, each plane is self-routing. 
1) Crosstalk-free Realizable Partial Permutation (CRPP)
A full permutation is split into T partial permutations in such way that each of them can be realized in a banyan network without any crosstalk and blocking. Each of these partial permutations is called Crosstalk-free Realizable Partial Permutation (CRPP) [4] . Considering that the traffic arrives in the form of permutation, routing of the request is being done by (a) Decomposing a permutation into CRPPs (b) sending T CRPP to T planes of banyan networks.
2) CRPP Decomposition Algorithm
As indicated in [4] , a CRPP decomposition algorithm can easily be obtained by repetition of the simple bipartite graph coloring with two colors. Due to space limitation here we describe the algorithm in short and simple way.
A bipartite graph G = (V 1 , V 2 , E) is constructed where each input switch is considered a node in set V 1 (input set) and each output switch is considered a node in set V 2 (output set). An edge represents that there is a connection request from an input switch to an output switch. Since each switch is a 2 2 DC, the node degree is always 2. Using Euler's split G is split into G 1 (consisting of all forward orientation) and G 2 (consisting of all reverse orientation). Each of these bipartite graphs has N/2 input nodes, N/2 output nodes and N/2 edges, and represents a partial permutation. However, these partial permutations only guarantee that they are crosstalk free in the input and the output stage.
In the next iteration, G 1 is reconstructed where adjacent two nodes (from input set and output set) are merged. Therefore, this new G 1 has N/4 input nodes, N/4 output nodes and N/4 edges. The node degree is again 2. Using the Euler's split algorithm in the same way as mentioned before, the G 1 is split into two graphs. G 2 is also split in the same way. So, we get 4 partial permutations each is represented by a graph. Using this technique recursively, T partial permutations are generated. Each of these T partial permutations is a CRPP. Xiang et. al [4] has shown that it takes O(NlogN) time to generate these CRPPs.
Considering that it takes ) ( N O time to send T CRPP to T planes, the time complexity for routing a permutation in VSB networks is
III. DISTRIBUTED CONTROL ALGORITHM 1
A. Problem Formulation
First we show that the input-output request patterns can be represented by a 2 t regular bipartite graph. Then we prove that the graph has such perfect matching which can be routed through a banyan plane without any blocking. We will use few pipelined processors for finding and routing these perfect matching in the O(N) time complexity.
For a network having odd number of stages, n, stage (n+1)/2-th is the middle stage, and for even n, stages n/2-th and (n/2+1)-th are middle stage switches. Since each SE is connected to two SEs of the previous stage (as well as of the next stage), the number of inputs (outputs) intersects at a middle stage SE is need to know the minimum number of such connections for a banyan network. We give two essential Lemmas in this regard.
Lemma 1: Any middle stage switch can carry connections generated (destined) from (to) only one input (output) group.
Proof: Let's first prove it for inputs. A switch in stage i is connected to two adjacent switches of stage i-1 (and i+1). A switch at stage i is connected to only 2i adjacent inputs. Therefore, a middle stage switch is connected to When n is even, there are two middle stages; stage (n/2) and stage (n/2+1). Two connections generated from different input groups are switch-disjoint up to stage n/2, and two connections destined to two different output groups are switch-disjoint up to stage n/2+1. An SE in the n/2+1-th stage is connected to two SEs in the n/2-th stage those belong to different input groups. On the other hand two SEs in the n/2-th stage are connected to two SEs in the n/2+1-th stage those belong to different output groups. That means there is only one link between these two middle stages for a connection generated in an input group and destined to a particular output group. Therefore if two connections do not have group conflict they pass through different SEs in stages n/2 and n/2+1, which ensures that both the connections have switch-disjoint paths from input to output. QED Needless to say that if two connections have disjoint paths from input to output they will certainly not produce any blocking. Therefore, a crosstalk free permutation must be nonblocking in the network. Now we give theorem 1 by which we determine the minimum number of crosstalk-free connections that can be established in an N N optical banyan switch networks. connections simultaneously without any crosstalk. Considering a group as a node we present a bipartite graph G(V 1 , V 2 , E), in which V 1 is the set of input nodes, V 2 is the set of output nodes and E is the set of edges connecting them. An edge corresponds to a connection request. Therefore, E represents a request pattern which is essentially a permutation. Fig. 4(b) shows a bipartite graph for the connection pattern in Fig. 4(a) .
Finding a set of N/T crosstalk-free connections is a problem of finding a perfect matching in G. To realize all N connections T such perfect matching is required to be found. We prove that G is T (=2 t ) regular bipartite graph and it has T perfect matchings (PMs). Then we propose an algorithm for calculating these PMs in O(N) time. Each PM corresponds to a CRPP. First we discuss PM and its properties.
A matching in G is a subset of E such that no two edges share a common vertex. A perfect matching in G is such that every 1 
V v
is the endpoint of an edge. For example, set of red edges in Fig. 4 is a perfect 
So, G has a perfect matching.
B. Routing Algorithm 1
Our algorithm for decomposing a permutation into CFPP is based on Gabow's algorithm for edge coloring of bipartite multigraphs [9] in which author showed that a PM can be found in O(m) time where m is the number of edges in the graph. We have introduced parallelization in process of partitioning a 2 t regular graph into 2 t-1 regular graph. We summarize our algorithm as follows:
Step 1: Construct the graph G(V 1 ,V 2 , E).
Step 2: Using Euler orientation, split G into two 2
. All forward edges (oriented from V 1 to V 2 ) form E 1 and all backward edges (oriented from V 2 to V 1 ) form E 2 .
Step 3: process each of the subgraphs simultaneously by different processors.
Step 4: Repeat step 2 until all subgraphs are 1-regular bipartite graph.
Step 1 and step 2 require O(N) time. A processor has to visit all N edges in the first call of the step 2. In the second call the processor visits N/2, in the third call N/4 and so on. Therefore the time complexity for one processor
is O(N+N/2+N/4+ … ) = O(2N) = O(N).
However, 2nd processor has to visit N/2 edges, 3rd processor visits N/4 edges, and so on. Therefore, all the processors end their operation at the same time. Since all PMs are found at the same time, the overall time complexity is O (N) .
Each of the T/2 processors takes the responsibility of sending 2 CFPP to 2 planes. First two planes are assigned to first processor, 2nd two planes to 2nd processor and so on.
IV. DISTRIBUTED CONTROL ALGORITHM 2
In this algorithm we consider that the control is distributed to every input. Every input hunts for its route in a plane. A request may be blocked in a plane from any stage among logN stages. The input then searches all other planes one after another. Therefore, it is easy to see that a simple hunting algorithm would result in time complexity O(TlogN). However, our proposed algorithm can reduce this complexity to O(T). Since these N processors (at N inputs) are not connected to each other with dedicated links, they are said to be loosely connected.
A. Status registers
We assume that there is a status register for every output group in all planes. These registers together are represented by a table of T rows and N/T columns (status table) as shown in Fig. 5(a) . A row Rg i corresponds to plane P i . If the element of k-th column in row Rg i is zero then the output group k is free to be assigned in plane P i . An input can only invoke a particular column of Rg i . 14  15  10  5  7  6  1  9  11  3  13  4  12  0  2  8   15  14  13  12  11  10  9  8  7  6  5  4  3 (a)
B. Primary plane assignment (PPA)
The shared register array, Rg i , keeps the inputs' plane assignment information. A '0' in the column '0' of Rg 0 means that no connections destined to output group '0' has been assigned to plane P 0 . A '1' in Rg 1 means that a connection destined to the output group '0' has been assigned to plane P 1 . If another connections destined to the same output group invokes Rg 1 , it understands that the plane P 1 is busy.
When inputs receive a set of requests they temporarily assign themselves to the planes following Eq. (4). This assignment is called primary plane assignment. Let P i be the group of inputs connected to plane i, and x i I j is an input belongs to this plane, then
Here input x i has originated from input group I j . It can be seen from Eq. (4) that all N inputs are always evenly distributed among the T planes. A PPA can be represented by an array as shown in Fig. 5(c) . Each row of the array corresponds to a plane and each column corresponds to an input group of an input. Each entry in a cell corresponds to the output group of an output which the input requests for. For example, in the figure the '0' in plane P 0 means the request arrives at the input which belongs to the input group '0' and destined to output group '0'. Similarly, entry '2' in column 3 means the request arrives at the input that belongs to input group 3 and wants to be connected to the output that belongs to output group 2.
Since a plane always has inputs belonged to different input groups, there is no contention up to the middle stage from the input side. However, contention may be resulted in from any stages after the middle stage if more than one connection has the same output group as their destination (see Lemma 2) . In Fig. 5 , P 0 has 2 in column 0 and 2; it means two inputs, one from input group 0 and the other from input group 2 want to be connected to the outputs belonged to the same output group 2. Therefore, there may be a contention. Our algorithm replaces these contentious elements in such a way that there will always be unique elements in P i . A plane is contention-free if all the elements in the corresponding P i are different. In the Final Plane assignment (FPA) P i has unique elements. Definition 5: Free-plane: By the term 'free-plane for q' we mean that the plane does not have the element q. P i is a free-plane for q if and only if q P i .
Definition 6: Target plane: A free-plane is a target plane for the element for which it is free for.
Definition 7: Swap: Source plane interchanges its element with the corresponding (in the same column) element on the target plane. : Inputs presently assigned to P i invokes P j and check its assignment status with the help of Rg j . Let x P i be the set of contentious elements, and finds a target element set y P j , j i, then x and y are swapped. If |x| 2, it means multiple contentious elements belonged to the same output group find free-plane, P, at the same time. In such case only one is allowed to swap.
C. Routing Algorithm 2 1. Create PPA.
2.
Set iteration counter j = 0. 3.
for i = 0,1,...,T-1. Only the contentious connections of P i take part in the invoke operation.
4.
If there is a target element, swap with it; else swap with any dummy element.
5.
If contention exists, repeat for step 3 with j = j+1, else stop hunting. FPA created. 6.
Each input routes itself to the plane according to FPA. Now, we prove that the algorithm is nonblocking, i.e. all contentions will be removed within T iteration.
Lemma 3: Contention happens in pair and they are also resolved in pair.
If an element x appears twice in plane P i , there exists a plane P j , i j, where x does not appear. This plane, P j , is called free plane for x. Absence of x in P j also means that an element, y, y x, appears twice in P j , and creates a contention. Therefore, contention happens in pair.
To resolve the contention, one x is removed from P i and placed it in P j , i j, and at the same time y from P j is removed and placed it in plane P i . If this swapping of elements removes a contention in P i , the contention in P j is also removed. However, replacing x with y in P i may create a contention (when y is a dummy element for x) for y in P i . Contention for y in P i creates a contention for another element z in another plane P k . When swapping will take place between P i and P k these two contentions will be resolved. Therefore, contentions are resolved in pair.
A connection has to visit T cells along a column to find the target element. In the first three iterations where j = 0,1 and 2 respectively, the search sequences are as following: Therefore, the algorithm can establish all connections in T iterations without resulting any blocking.
D. Illustration
Consider the example of a 16 16 VSOBN shown in the figure. When request arrives at the inputs, they create PPA using Eq. (4) and status table. When there is any contention in any output groups they are marked by an asterisk. See Fig. 5(c) .
. Connections of plane P 0 looks into P 1 , connections of P 2 into P 3 , connections of P 4 into P 5 etc. Controller of element 2 * in column 0 of P 0 find P 1 as the target plane and target element 0 * , element 1 * in column 1 also finds a target element in P 1 . Again element 2 * in column 2 and element 1 * in column 3 also find target elements in P 1 the same time. Between these two 2 * any one (randomly) is swapped with the corresponding element in the target plane. The Rg status table is modified accordingly. Similarly one 1 * is swapped with the corresponding element in P 1 . See Fig. 6(c) . Since ii) Iteration j = 1, invoke sequences are 2 0 P P , 3 1 P P , 0 2 P P , 1 3 P P , i.e. elements of P 0 look into elements of P 2 , elements of P 1 to P 3 , P 2 to to P 0 , and P 3 to P 1 . P 0 does not have any contention, so its element controllers remain idle. Also 0 * s in P 1 do not find P 3 as the target plane. However, P 3 finds P 1 as the target plane since P 1 is a free plane for 1 * . According to step 4, 1 * in column 2 of P 3 swaps with corresponding 0 * in P 1 (see Fig. 6(e)) .
ii) Iteration j = 2: Invoke operations are P P . P 3 finds the target element for its element 0 * in column 0 in P 2 . They swaps and results in Fig. 6(f) which is the FPA.
E. Time complexity
Creating the FPA in step 1 takes constant time. For step 3 to 5, at most T iterations are required to remove all contentions. Since all connections searches for its free plane simultaneously, the time complexity of these steps is O(T). Routing N requests in step 6 according to FPA takes constant time by individual N input controllers. Therefore the overall time complexity of the algorithm is O(T). Table I 
F. Comparison with O(log 2 N) algorithm
